NXP Semiconductors 74LVC273
The 74LVC273 is a low-voltage Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The 74LVC273 has eight edge-triggered , D-type flip-flops with individual D inputs and Q outputs. The common clock (CP) and master reset (MR) inputs load and reset (clear) all flip-flops simultaneously.| Part No. | 74LVC273 |
|---|---|
| Datasheet | 74LVC273 Download |
| Manufacturer |  NXP Semiconductors |
| Description | Octal D-type flip-flop |
| Buy | Stock & Price |
FEATURES
● Wide supply voltage range of 1.2V to 3.6V● Conforms to JEDEC standard 8-1A
● Inputs accept voltages up to 5.5V
● CMOS low power consumption
● Direct interface with TTL levels
● Output drive capability 50Ω transmission lines @ 85°C
DESCRIPTION
The state of each D input, one set-up time before the LOW-to-HIGH clock transition, is transferred to the corresponding output (Qn) of the flip-flop. All outputs will be forced LOW independently of clock or data inputs by a LOW voltage level on the MR input. The device is useful for applications where the true output only is required and the clock and master reset are common to all storage elements. QUICK REFERENCE DATA GND = 0V; Tamb = 25°C; tr =tf v2.5 ns SYMBOL tPHL/tPLH fmax CI CPD PARAMETER Propagation delay CP to Qn; MR to Qn Maximum clock frequency Input capacitance Power dissipation capacitance per flip-flop VI = GND to VCC1 CONDITIONS CL = 50pF VCC = 3.3V TYPICAL 6.0 6.0 230 5.0 22 UNIT ns MHz pF pF NOTE: 1 CPD is used to dete...
