Datasheet4U Logo Datasheet4U.com

74LVT273 - 3.3V Octal D flip-flop

Datasheet Summary

Description

The LVT273 is a high-performance BiCMOS product designed for VCC operation at 3.3V.

This device has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs.

The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously.

📥 Download Datasheet

Datasheet preview – 74LVT273

Datasheet Details

Part number 74LVT273
Manufacturer NXP
File Size 94.13 KB
Description 3.3V Octal D flip-flop
Datasheet download datasheet 74LVT273 Datasheet
Additional preview pages of the 74LVT273 datasheet.

📁 Similar Datasheet

  • 74LVT2240 - Low Voltage Inverting Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74LVT2241 - 3.3V octal buffer/line driver (nexperia)
  • 74LVT2244 - Low Voltage Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74LVT2244 - 3.3V octal buffer/line driver (nexperia)
  • 74LVT2245 - Low Voltage Octal Bidirectional Transceiver (Fairchild Semiconductor)
  • 74LVT2245 - 3.3V octal transceiver (nexperia)
  • 74LVT240 - Low Voltage Octal Buffer/Line Driver (Fairchild Semiconductor)
  • 74LVT240 - Octal inverting buffer/line driver (nexperia)
  • 74LVT241 - 3.3V octal buffer/line driver (nexperia)
  • 74LVT244 - Low Voltage Octal Buffer/Line Driver (Fairchild Semiconductor)
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
INTEGRATED CIRCUITS 74LVT273 3.3V Octal D flip-flop Product specification Supersedes data of 1994 May 11 IC23 Data Handbook 1998 Feb 19 Philips Semiconductors Philips Semiconductors Product specification 3.3V Octal D flip-flop 74LVT273 FEATURES DESCRIPTION The LVT273 is a high-performance BiCMOS product designed for VCC operation at 3.3V. This device has eight edge-triggered D-type flip-flops with individual D inputs and Q outputs. The common buffered Clock (CP) and Master Reset (MR) inputs load and reset (clear) all flip-flops simultaneously. The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition, is transferred to the corresponding flip-flop’s Q output.
Published: |