Datasheet4U Logo Datasheet4U.com

HEF40245B - Octal bus transceiver with 3-state outputs

General Description

The HEF40245B is an octal bus transmitter/receiver designed for 8-line asynchronous, 2-way data communication between data buses.

Key Features

  • output stages with high current output capability suitable for driving highly capacitive loads. The direction input (DR) controls transmission of data from bus A to bus B, or bus B to bus A, depending on its logic level. The 3-state outputs are controlled by the enable input EO. A HIGH on EO causes the outputs to assume a high impedance OFF-state. The device also features hysteresis on all inputs to improve noise immunity. Schmitt-trigger action in the inputs makes the circuit highly tolerant to.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF40244B Octal buffers nexperia
HEF4020B 14-stage binary counter nexperia
HEF4020B-Q100 14-stage binary counter nexperia
HEF4021B 8-bit static shift register nexperia
HEF4021B-Q100 8-bit static shift register nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF40240B Octal inverting buffers with 3-state outputs
HEF40244B Octal buffers with 3-state outputs
HEF4024B 7-stage binary counter
HEF4020B 14-stage binary counter
HEF4021B 8-bit static shift register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF40245B buffers Octal bus transceiver with 3-state outputs Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Octal bus transceiver with 3-state outputs DESCRIPTION The HEF40245B is an octal bus transmitter/receiver designed for 8-line asynchronous, 2-way data communication between data buses. It features output stages with high current output capability suitable for driving highly capacitive loads.