Datasheet4U Logo Datasheet4U.com

HEF4024B - 7-stage binary counter

General Description

The HEF4024B is a 7-stage binary ripple counter with a clock input (CP), and overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (O0 to O6).

The counter advances on the HIGH to LOW transition of CP.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF40244B Octal buffers nexperia
HEF4020B 14-stage binary counter nexperia
HEF4020B-Q100 14-stage binary counter nexperia
HEF4021B 8-bit static shift register nexperia
HEF4021B-Q100 8-bit static shift register nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF40240B Octal inverting buffers with 3-state outputs
HEF40244B Octal buffers with 3-state outputs
HEF40245B Octal bus transceiver with 3-state outputs
HEF4020B 14-stage binary counter
HEF4021B 8-bit static shift register

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4024B MSI 7-stage binary counter Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification 7-stage binary counter DESCRIPTION The HEF4024B is a 7-stage binary ripple counter with a clock input (CP), and overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (O0 to O6). The counter advances on the HIGH to LOW transition of CP. A HIGH on MR clears all counter stages and forces all outputs LOW, independent of CP. Each counter stage is a static toggle flip-flop. HEF4024B MSI Fig.