Datasheet4U Logo Datasheet4U.com

HEF4076B - Quadruple D-type register with 3-state outputs

General Description

The HEF4076B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), two active LOW data enable inputs (ED0 and ED1), a common clock input (CP), four 3-state outputs (O0 to O3), two active LOW output enable inputs (EO0 and EO1), and an overriding asynchronous master reset in

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF4070B Quad 2-input EXCLUSIVE-OR gate nexperia
HEF4070B-Q100 Quad 2-input EXCLUSIVE-OR gate nexperia
HEF4071B Quadruple 2-input OR gate Philips
HEF4071B Quad 2-input OR gate nexperia
HEF4071BT Quad 2-input OR gate nexperia

Other Datasheets by NXP Semiconductors

Part Number Description
HEF4070B Quad 2-input EXCLUSIVE-OR gate
HEF4071B Quadruple 2-input OR gate
HEF4072B Dual 4-input OR gate
HEF4073B Triple 3-input AND gate
HEF4075B Triple 3-input OR gate

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: • The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC • The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF, HEC HEF4076B MSI Quadruple D-type register with 3-state outputs Product specification File under Integrated Circuits, IC04 January 1995 Philips Semiconductors Product specification Quadruple D-type register with 3-state outputs DESCRIPTION The HEF4076B is a quadruple edge-triggered D-type flip-flop with four data inputs (D0 to D3), two active LOW data enable inputs (ED0 and ED1), a common clock input (CP), four 3-state outputs (O0 to O3), two active LOW output enable inputs (EO0 and EO1), and an overriding asynchronous master reset input (MR).