HEF4517B datasheet by NXP Semiconductors.
| Part number | HEF4517B |
|---|---|
| Datasheet | HEF4517B_PhilipsSemiconductors.pdf |
| File Size | 75.77 KB |
| Manufacturer | NXP Semiconductors |
| Description | Dual 64-bit static shift register |
|
|
The HEF4517B consists of two identical, independent 64-bit static shift registers. Each register has separate clock (CP), data input (D), parallel input-enable/output-enable (PE/EO) and four 3-state outputs of the 16th, 32nd, 48th and 64th bit positions (O16 to O64). Data at the D input is entered into the first bit on the LOW to HIGH transition of the clock, regardless of the state of PE/EO.
View all NXP Semiconductors datasheets
| Part Number | Description |
|---|---|
| HEF4510B | BCD up/down counter |
| HEF4511B | BCD to 7-segment latch/decoder/driver |
| HEF4512B | 8-input multiplexer with 3-state output |
| HEF4514B | 1-of-16 decoder/demultiplexer with input latches |
| HEF4515B | 1-of-16 decoder/demultiplexer with input latches |
| HEF4516B | Binary up/down counter |
| HEF4518B | Dual BCD counter |
| HEF4519B | Quadruple 2-input multiplexer |
| HEF4502B | Strobed hex inverter/buffer |
| HEF4505B | 64-bit/ 1-bit per word random access read/write memory |
