Datasheet4U Logo Datasheet4U.com

HEF4518B - Dual BCD counter

General Description

The HEF4518B is a dual 4-bit internally synchronous BCD counter.

The counter has two clock inputs (CP0 and CP1 ), buffered outputs from all four bit positions (O0 to O3) and an asynchronous master reset input (MR).

Key Features

  • Wide supply voltage range from 3.0 V to 15.0 V.
  • CMOS low power dissipation.
  • High noise immunity.
  • Tolerant of slow clock rise and fall times.
  • Fully static operation.
  • 5 V, 10 V, and 15 V parametric ratings.
  • Standardized symmetrical output characteristics.
  • Complies with JEDEC standard JESD 13-B.
  • ESD protection:.
  • HBM JESD22-A114F exceeds 2000 V.
  • MM JESD22-A115-A exceeds 200 V.
  • Specified from.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HEF4518B Dual BCD counter NXP
HEF4510B BCD up/down counter NXP
HEF4511B BCD to 7-segment latch/decoder/driver NXP
HEF4511B BCD to 7-segment latch/decoder/driver Philips
HEF4512B 8-input multiplexer with 3-state output NXP

Other Datasheets by Nexperia

Part Number Description
HEF4520B Dual binary counter
HEF4520B-Q100 Dual binary counter
HEF4520BT Dual binary counter
HEF4521B 24-stage frequency divider and oscillator
HEF4528-Q100B Dual monostable multivibrator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HEF4518B Dual BCD counter Rev. 9 — 3 December 2021 Product data sheet 1. General description The HEF4518B is a dual 4-bit internally synchronous BCD counter. The counter has two clock inputs (CP0 and CP1 ), buffered outputs from all four bit positions (O0 to O3) and an asynchronous master reset input (MR). The counter advances on either the LOW to HIGH transition of the CP0 input if CP1 is HIGH or the HIGH to LOW transition of the CP1 input if CP0 is LOW. Either CP0 or CP1 may be used as the clock input to the counter and the other clock input may be used as a clock enable input. A HIGH on MR resets the counter (O0 to O3 = LOW) independent of CP0 and CP1. Schmitt-trigger action in the clock inputs makes the circuit highly tolerant to slower clock rise and fall times.