Datasheet4U Logo Datasheet4U.com

LPC2131 - Single-chip 16/32-bit microcontrollers

General Description

The LPC2131/2132/2134/2136/2138 microcontrollers are based on a 32/16 bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, that combines the microcontroller with 32 kB, 64 kB, 128 kB, 256 kB and 512 kB of embedded high speed Flash memory.

Key Features

  • 2.1 Key features s 16/32-bit ARM7TDMI-S microcontroller in a tiny LQFP64 package. s 8/16/32 kB of on-chip static RAM and 32/64/128/256/512 kB of on-chip Flash program memory. 128 bit wide interface/accelerator enables high speed 60 MHz operation. s In-System/In-.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
LPC2101 (LPC2101 - LPC2103) Microcontrollers Philips
LPC2102 (LPC2101 - LPC2103) Microcontrollers Philips
LPC2103 (LPC2101 - LPC2103) Microcontrollers Philips
LPC2109 Single-chip 16/32-bit microcontrollers NXP Semiconductors
LPC2114 Single-chip 16/32-bit microcontrollers NXP Semiconductors

Other Datasheets by NXP Semiconductors

Part Number Description
LPC2132 Single-chip 16/32-bit microcontrollers
LPC2134 Single-chip 16/32-bit microcontrollers
LPC2136 Single-chip 16/32-bit microcontrollers
LPC2138 Single-chip 16/32-bit microcontrollers
LPC2101 Single-chip 16-bit/32-bit microcontrollers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
( DataSheet : www.DataSheet4U.com ) LPC2131/2132/2134/2136/2138 Single-chip 16/32-bit microcontrollers; 32/64/128/256/512 kB ISP/IAP Flash with 10-bit ADC and DAC Rev. 02 — 15 April 2005 Preliminary data sheet 1. General description The LPC2131/2132/2134/2136/2138 microcontrollers are based on a 32/16 bit ARM7TDMI-S CPU with real-time emulation and embedded trace support, that combines the microcontroller with 32 kB, 64 kB, 128 kB, 256 kB and 512 kB of embedded high speed Flash memory. A 128-bit wide memory interface and a unique accelerator architecture enable 32-bit code execution at maximum clock rate. For critical code size applications, the alternative 16-bit Thumb mode reduces code by more than 30 % with minimal performance penalty.