Datasheet4U Logo Datasheet4U.com

PCA9509 - Level translating I2C-bus/SMBus repeater

General Description

The PCA9509 is a level translating I2C-bus/SMBus repeater that enables processor low voltage 2-wire serial bus to interface with standard I2C-bus or SMBus I/O.

Key Features

  • Bidirectional buffer isolates capacitance and allows 400 pF on port B of the device.
  • Voltage level translation from port A (1.35 V to VCC(B)  1.0 V) to port B (3.0 V to 5.5 V).
  • Requires no external pull-up resistors on lower voltage port A.
  • Active HIGH repeater enable input.
  • Open-drain inputs/outputs.
  • Lock-up free operation.
  • Supports arbitration and clock stretching across the repeater.
  • Accommodates Standard-mode and Fast-mode I2C-bus devices and multipl.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PCA9502 8-bit I/O expander NXP Semiconductors
PCA9506 40-bit I2C-bus I/O port NXP Semiconductors
PCA9507 2-wire serial bus extender NXP Semiconductors
PCA9510A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors
PCA9511A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors

Other Datasheets by NXP Semiconductors

Part Number Description
PCA9500 8-bit I2C and SMBus I/O port
PCA9501 8-bit I2C and SMBus I/O port
PCA9504A Glue chip 4
PCA9505 40-bit I2C-bus I/O port
PCA9508 Hot swappable level translating I2C-bus repeater

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PCA9509 Level translating I2C-bus/SMBus repeater Rev. 7 — 4 November 2014 Product data sheet 1. General description The PCA9509 is a level translating I2C-bus/SMBus repeater that enables processor low voltage 2-wire serial bus to interface with standard I2C-bus or SMBus I/O. While retaining all the operating modes and features of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling the I2C-bus or SMBus maximum capacitance of 400 pF on the higher voltage side. Port A allows a voltage range from 1.35 V to VCC(B)  1.0 V and requires no external pull-up resistors due to the internal current source. Port B allows a voltage range from 3.0 V to 5.