Datasheet4U Logo Datasheet4U.com

PCA9519 - 4-channel level translating I2C-bus/SMBus repeater

Description

The PCA9519 is a 4-channel level translating I2C-bus/SMBus repeater that enables the processor low voltage 2-wire serial bus to interface with standard I2C-bus or SMBus I/O.

Features

  • 4-channel (4 SCL/SDA pairs), bidirectional buffer isolates capacitance and allows 400 pF on port B of the device.
  • Voltage level translation from port A (1 V to VCC(B)  1.5 V) to port B (3.0 V to 5.5 V).
  • Requires no external pull-up resistors on lower voltage port A.
  • Active HIGH repeater enable input.
  • Open-drain inputs/outputs.
  • Lock-up free operation.
  • Supports arbitration and clock stretching across the repeater.
  • Accommodates Standard-mode and Fast-mode I.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PCA9510A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors
PCA9511A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors
PCA9513 Hot swappable I2C and SMBus bus buffer Philips
PCA9513A Hot swappable I2C-bus and SMBus bus buffer NXP Semiconductors
PCA9514 Hot swappable I2C and SMBus bus buffer Philips

Other Datasheets by NXP Semiconductors

Part Number Description
PCA9510 Hot swappable I2C and SMBus bus buffer
PCA9511 Hot swappable I2C and SMBus bus buffer
PCA9512 Level shifting hot swappable I2C and SMBus buffer
PCA9512A Level shifting hot swappable I2C-bus and SMBus bus buffer
PCA9512B Level shifting hot swappable I2C-bus and SMBus bus buffer

Full PDF Text Transcription

Click to expand full text
PCA9519 4-channel level translating I2C-bus/SMBus repeater Rev. 3 — 10 January 2013 Product data sheet 1. General description The PCA9519 is a 4-channel level translating I2C-bus/SMBus repeater that enables the processor low voltage 2-wire serial bus to interface with standard I2C-bus or SMBus I/O. While retaining all the operating modes and features of the I2C-bus system during the level shifts, it also permits extension of the I2C-bus by providing bidirectional buffering for both the data (SDA) and the clock (SCL) lines, thus enabling the I2C-bus or SMBus maximum capacitance of 400 pF on the higher voltage side. The SDA and SCL pins are over-voltage tolerant and are high-impedance when the PCA9519 is unpowered.
Published: |