PCA9547 Datasheet | NXP Semiconductors

8-channel I2C-bus multiplexer with reset Rev. 4 - 1 April 2014 Product data sheet 1. General description The PCA9547 is an octal bidirectional translating multiplexer controlled by the I2C-bus. The SCL/SDA upstream pair fans out to eight downstream pairs, or channels. Only one SCx/SDx channel can be selected at a time, determined by the contents of the programmable control register. The device powers up with Channel 0 connected, allowing immediate munication between the master and downstream devices on that channel. An active LOW reset input allows the PCA9547 to recover from a situation where one of the downstream I2C-buses is stuck in a LOW state. Pulling the RESET pin LOW resets the I2C-bus state machine causing all the channels to be deselected, except Channel 0 so that the master can regain control of the bus. The pass gates of the multiplexers are constructed such that the VDD pin can be used to limit the maximum high voltage which will be passed by the PCA9547. This allows the use of different bus voltages on each pair, so that 1.8 V, 2.5 V, or 3.3 V parts can municate with 5 V parts without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O pins are 5 V tolerant. 2. Features and benefits - 1-of-8 bidirectional translating multiplexer - I2C-bus interface logic; patible with SMBus standards - Active LOW RESET input - 3 address pins allowing up to 8 devices on the I2C-bus - Channel selection via I2C-bus, one channel at a time - Power-up with all channels deselected except Channel 0 which is connected - Low Ron multiplexers - Allows voltage level translation between 1.8 V, 2.5 V, 3.3 V and 5 V buses - No glitch on power-up - Supports hot insertion - Low standby current - Operating power supply voltage range of 2.3 V to 5.5 V - 5 V tolerant inputs - 0 Hz to 400 k Hz clock frequency - ESD protection exceeds 2000 V HBM per JESD22-A114 and 1000 V CDM per JESD22-C101 -...