Datasheet4U Logo Datasheet4U.com

PCA9615 - Plus differential I2C-bus buffer

General Description

The PCA9615 is a Fast-mode Plus (Fm+) SMBus/I2C-bus buffer that extends the normal single-ended SMBus/I2C-bus through electrically noisy environments using a differential SMBus/I2C-bus (dI2C) physical layer, which is transparent to the SMBus/I2C-bus protocol layer.

Key Features

  • New dI2C-bus buffers offer improved resistance to system noise and ground offset up to 1⁄2 of supply voltage.
  • 2 channel dI2C (differential I2C-bus) to Fm+ single-ended buffer operating up to 1 MHz with 30 mA SDA/SCL drive capability.
  • Hot swap (allows insertion or removal of modules or card without disruption to bus data).
  • EN signal (PCA9615 input) controls PCA9615 hot swap sequence.
  • Bus idle detect (PCA9615 internal function) waits for a bus idle con.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PCA9617A Level translating Fm I2C-bus repeater NXP Semiconductors
PCA9620 Universal LCD driver NXP Semiconductors
PCA9620H Universal LCD driver NXP Semiconductors
PCA9621 65 mA 8-bit 2-wire bus output port NXP Semiconductors
PCA9622 LED driver NXP Semiconductors

Other Datasheets by NXP Semiconductors

Part Number Description
PCA9600 Dual Bidirectional Bus Buffer
PCA9601 Dual bidirectional bus buffer
PCA9625D 16-bit Fm I2C-bus 100 mA 24V LED driver
PCA9626 LED Driver
PCA9641 2-channel I2C-bus master arbiter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PCA9615 2-channel multipoint Fast-mode Plus differential I2C-bus buffer with hot-swap logic Rev. 2 — 16 September 2021 Product data sheet 1 General description The PCA9615 is a Fast-mode Plus (Fm+) SMBus/I2C-bus buffer that extends the normal single-ended SMBus/I2C-bus through electrically noisy environments using a differential SMBus/I2C-bus (dI2C) physical layer, which is transparent to the SMBus/I2C-bus protocol layer. It consists of two single-ended to differential driver channels for the SCL (serial clock) and SDA (serial data).