Datasheet4U Logo Datasheet4U.com

PHT8N06LT - TrenchMOS transistor Logic level FET

Description

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mounting.

Features

  • very low on-state resistance and has integral zener diodes giving ESD protection. It is intended for use in DC-DC converters and general purpose switching.

📥 Download Datasheet

📁 Similar Datasheet

  • PHT8N06LT - N-Channel MOSFET (VBsemi)
  • PHT - Thin Film Wraparound Chip Resistors (Vishay)
  • PHT-10x-xx-L-x - PRESS FIT .025 SQ POST HEADER (Samtec)
  • PHT-11x-xx-L-x - PRESS FIT .025 SQ POST HEADER (Samtec)
  • PHT-12x-xx-L-x - PRESS FIT .025 SQ POST HEADER (Samtec)
  • PHT-13x-xx-L-x - PRESS FIT .025 SQ POST HEADER (Samtec)
  • PHT-14x-xx-L-x - PRESS FIT .025 SQ POST HEADER (Samtec)
  • PHT-150-xx-L-x - PRESS FIT .025 SQ POST HEADER (Samtec)
  • PHT-1901 - LOW PROFILE INTERFACE COUPLING AND HYBRID TRANSFORMERS (Micro Electronics)
  • PHT-1902 - LOW PROFILE INTERFACE COUPLING AND HYBRID TRANSFORMERS (Micro Electronics)
Other Datasheets by NXP
  • PHT8N06T - TrenchMOS transistor Standard level FET
  • PHT11N06LT - TrenchMOS transistor Logic level FET
  • PHT11N06T - TrenchMOS transistor Standard level FET
  • PHT1N52S - PowerMOS transistor
  • PHT1N60R - PowerMOS transistor
  • PHT2NQ10T - N-channel TrenchMOS transistor
  • PHT4NQ10LT - N-channel enhancement mode field-effect transistor
  • PHT4NQ10T - N-channel enhancement mode field-effect transistor

Full PDF Text Transcription

Click to expand full text
Philips Semiconductors Product specification TrenchMOS™ transistor Logic level FET GENERAL DESCRIPTION N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mounting. The device features very low on-state resistance and has integral zener diodes giving ESD protection. It is intended for use in DC-DC converters and general purpose switching applications. PHT8N06LT QUICK REFERENCE DATA SYMBOL VDS ID Ptot Tj RDS(ON) PARAMETER Drain-source voltage Drain current Total power dissipation Junction temperature Drain-source on-state resistance VGS = 5 V MAX. 55 7.5 1.
Published: |