Datasheet4U Logo Datasheet4U.com

SAA6703H - Xga Dual Input Flat Panel Controller

Description

QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Programming registers Device ID Initialization Clock management Synchronization pulse distribution Interrupt generation Triple analog-to-digital converter DVI interface Input interface Colour processing RGB mode d

📥 Download Datasheet

Datasheet preview – SAA6703H

Datasheet Details

Part number SAA6703H
Manufacturer NXP
File Size 606.80 KB
Description Xga Dual Input Flat Panel Controller
Datasheet download datasheet SAA6703H Datasheet
Additional preview pages of the SAA6703H datasheet.

📁 Similar Datasheet

  • SAA64M4 - DDR2 SDRAM (SpecTek)
  • SAA-311100 - Single-Mode FC D-Shape ADAPTOR supplied (Seiko Instruments Inc)
  • SAA-C505CA-4RC - 8-bit Single-Chip Microcontroller (Bare Die Delivery) (Infineon Technologies AG)
  • SAA-C505CA-LC - 8-bit Single-Chip Microcontroller (Bare Die Delivery) (Infineon Technologies AG)
  • SAA-XC866 - 8-Bit Single-Chip Microcontroller (Infineon)
  • SAA-XC886CLM - 8-Bit Single Chip Microcontroller (Infineon)
  • SAA1024 - SAA1024 (ETC)
  • SAA1025 - SAA1025 (ETC)
  • SAA1027 - STEPPER MOTOR DRIVER (Philips)
  • SAA1029 - UNIVERSAL INDUSTRIAL LOGIC AND INTERFACE CIRCUIT (ETC)
Other Datasheets by NXP
  • SAA6703AH - XGA analog input flat panel controller
  • SAA6712E - XGA RGB to TFT graphics engine
  • SAA6713AH - XGA analog input flat panel controller
  • SAA6713H - XGA dual input flat panel controller
  • SAA6721E - SXGA RGB to TFT graphics engine
  • SAA6750H - Encoder for MPEG2 image recording EMPIRE
  • SAA6752HS - MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer
  • SAA6579 - Radio Data System RDS demodulator

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com INTEGRATED CIRCUITS DATA SHEET SAA6703H XGA dual input flat panel controller Product specification 2004 Apr 01 www.DataSheet4U.com Philips Semiconductors Product specification XGA dual input flat panel controller CONTENTS 1 2 3 4 5 6 7 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7.8 7.9 7.10 7.11 7.12 7.13 7.14 7.15 7.16 7.17 FEATURES GENERAL DESCRIPTION QUICK REFERENCE DATA ORDERING INFORMATION BLOCK DIAGRAM PINNING FUNCTIONAL DESCRIPTION Programming registers Device ID Initialization Clock management Synchronization pulse distribution Interrupt generation Triple analog-to-digital converter DVI interface Input interface Colour processing RGB mode detection and auto-adjustment Decoupling FIFO Scaling On screen display Colour look-up table Dithering unit Output interface 8 8.1 8.
Published: |