Datasheet4U Logo Datasheet4U.com

SAA7129H - Digital video encoder

Description

The SAA7128H; SAA7129H encodes digital CR-Y-CB video data to an NTSC, PAL or SECAM CVBS or S-video signal.

Simultaneously, RGB or bypassed but interpolated CR-Y-CB signals are available via three additional DACs.

Features

  • s Monolithic CMOS 3.3 V device, 5 V I2C-bus optional s Digital PAL/NTSC/SECAM encoder s System pixel frequency 13.5 MHz s 54 MHz double-speed multiplexed D1 interface capable of splitting data into two separate channels (encoded and baseband) s Three Digital-to-Analog Converters (DACs) for CVBS (CSYNC), VBS (CVBS) and C (CVBS) two times oversampled with 10-bit resolution (signals in brackets optional) s Three DACs for RED (CR), GREEN (Y) and BLUE (CB) two times oversampled with 9-bit resolution.

📥 Download Datasheet

Datasheet preview – SAA7129H

Datasheet Details

Part number SAA7129H
Manufacturer NXP Semiconductors
File Size 214.58 KB
Description Digital video encoder
Datasheet download datasheet SAA7129H Datasheet
Additional preview pages of the SAA7129H datasheet.
Other Datasheets by NXP

Full PDF Text Transcription

Click to expand full text
SAA7128H; SAA7129H Digital video encoder Rev. 03 — 9 December 2004 Product data sheet 1. General description The SAA7128H; SAA7129H encodes digital CR-Y-CB video data to an NTSC, PAL or SECAM CVBS or S-video signal. Simultaneously, RGB or bypassed but interpolated CR-Y-CB signals are available via three additional DACs. The circuit at a 54 MHz multiplexed digital D1 input port accepts two ITU-R BT.656 compatible CR-Y-CB data streams with 720 active pixels per line in 4 : 2 : 2 multiplexed formats, for example MPEG decoded data with overlay and MPEG decoded data without overlay, where one data stream is latched at the rising clock edge and the other at the falling clock edge. It includes a sync/clock generator and on-chip DACs. 2. Features s Monolithic CMOS 3.
Published: |