NT5CB256M8JQ - Commercial and Industrial DDR3(L) 2Gb SDRAM
Nanya
Key Features
JEDEC DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM.
Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes.
Power Saving Mode - Power Down Mode.
Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination
- ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%).
Full PDF Text Transcription for NT5CB256M8JQ (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
NT5CB256M8JQ. For precise diagrams, and layout, please refer to the original PDF.
dustrial DDR3(L) 2Gb SDRAM Features JEDEC DDR3 Compliant - 8n Prefetch Architecture - Differential Clock(CK/) and Data Strobe(DQS/) - Double-data rate on DQs, DQS and DM Data Integrity - Auto Self Refresh (ASR) by DRAM built-in TS - Auto Refresh and Self Refresh Modes Power Saving Mode - Power Down Mode Signal Integrity - Configurable DS for system compatibility - Configurable On-Die Termination - ZQ Calibration for DS/ODT impedance accuracy via external ZQ pad (240 ohm ± 1%) Signal Synchronization - Write Leveling via MR settings 5 - Read Leveling via MPR Interface and Power Supply - SSTL_15 for DDR3:VDD/