Datasheet4U Logo Datasheet4U.com

54AC109 - Dual JK Positive Edge-Triggered Flip-Flop

Datasheet Summary

Description

The ’AC/’ACT109 consists of two high-speed completely independent transition clocked JK flip-flops.

The clocking operation is independent of rise and fall times of the clock waveform.

Features

  • n n n n ICC reduced by 50% Outputs source/sink 24 mA ’ACT109 has TTL-compatible inputs Standard Military Drawing (SMD).
  • ’AC109: 5962-89551.
  • ’ACT109: 5962-88534 Logic Symbol IEEE/IEC DS100267-1 DS100267-7 Pin Names J1, J2, K1, K2 CP1, CP2 CD1, CD2 SD1, SD2 Q1, Q2, Q1, Q2 DS100267-2.

📥 Download Datasheet

Datasheet preview – 54AC109

Datasheet Details

Part number 54AC109
Manufacturer National Semiconductor
File Size 188.03 KB
Description Dual JK Positive Edge-Triggered Flip-Flop
Datasheet download datasheet 54AC109 Datasheet
Additional preview pages of the 54AC109 datasheet.

📁 Similar Datasheet

  • 54AC11002 - QUADRUPLE 2-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11010 - TRIPLE 3-INPUT POSITIVE-NAND GATES (Texas Instruments)
  • 54AC11011 - TRIPLE 3-INPUT POSITIVE-AND GATES (Texas Instruments)
  • 54AC11021 - Dual 4-Input Positive-AND Gates (Texas Instruments)
  • 54AC11027 - TRIPLE 3-INPUT POSITIVE-NOR GATES (Texas Instruments)
  • 54AC11030 - 8-Input Positive-NAND Gates (Texas Instruments)
  • 54AC11034 - HEX NONINVERTERS (Texas Instruments)
  • 54AC11109 - Dual J-K Positive-edge-Triggered Flip-Flops (Texas Instruments)
  • 54AC11112 - DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS (Texas Instruments)
  • 54AC11175 - QUADRUPLE D-TYPE FLIP-FLOPS (Texas Instruments)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 54AC109 • 54ACT109 Dual JK Positive Edge-Triggered Flip-Flop August 1998 54AC109 • 54ACT109 Dual JK Positive Edge-Triggered Flip-Flop General Description The ’AC/’ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to ’AC/’ACT74 data sheet) by connecting the J and K inputs together.
Published: |