Datasheet4U Logo Datasheet4U.com

54AC109 - Dual JK Positive Edge-Triggered Flip-Flop

General Description

The ’AC/’ACT109 consists of two high-speed completely independent transition clocked JK flip-flops.

The clocking operation is independent of rise and fall times of the clock waveform.

Key Features

  • n n n n ICC reduced by 50% Outputs source/sink 24 mA ’ACT109 has TTL-compatible inputs Standard Military Drawing (SMD).
  • ’AC109: 5962-89551.
  • ’ACT109: 5962-88534 Logic Symbol IEEE/IEC DS100267-1 DS100267-7 Pin Names J1, J2, K1, K2 CP1, CP2 CD1, CD2 SD1, SD2 Q1, Q2, Q1, Q2 DS100267-2.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
54AC11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES Texas Instruments
54AC11010 TRIPLE 3-INPUT POSITIVE-NAND GATES Texas Instruments
54AC11011 TRIPLE 3-INPUT POSITIVE-AND GATES Texas Instruments
54AC11021 Dual 4-Input Positive-AND Gates Texas Instruments
54AC11027 TRIPLE 3-INPUT POSITIVE-NOR GATES Texas Instruments

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
54AC10 Triple 3-Input NAND Gate
54AC11 Triple 3-Input AND Gate
54AC125 Quad Buffer
54AC138 1-of-8 Decoder/Demultiplexer
54AC139 Dual 1-of-4 Decoder/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com 54AC109 • 54ACT109 Dual JK Positive Edge-Triggered Flip-Flop August 1998 54AC109 • 54ACT109 Dual JK Positive Edge-Triggered Flip-Flop General Description The ’AC/’ACT109 consists of two high-speed completely independent transition clocked JK flip-flops. The clocking operation is independent of rise and fall times of the clock waveform. The JK design allows operation as a D flip-flop (refer to ’AC/’ACT74 data sheet) by connecting the J and K inputs together.