This device contains four independent gates each of which performs the logic NAND function Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing jitter-free output
Connection Diagram
Dual-In-Line Package
Function Table
Order
The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
DM54132 DM74132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs
June 1989
DM54132 DM74132 Quad 2-Input NAND Gates with Schmitt Trigger Inputs
General Description
This device contains four independent gates each of which performs the logic NAND function Each input has hysteresis which increases the noise immunity and transforms a slowly changing input signal to a fast changing jitter-free output
Connection Diagram
Dual-In-Line Package
Function Table
Order Number DM54132J or DM74132N See NS Package Number J14A or N14A
Y e AB
Inputs
Output
AB
LL LH HL HH
Y
H H H L
H e High Logic Level L e Low Logic Level
TL F 6542 – 1
C1995 National Semiconductor Corporation TL F 6542
RRD-B30M105 Printed in U S A
Absolute Maximum Ratings (Note)
If Military Aerospace specified devices are