Datasheet4U Logo Datasheet4U.com

74C2526 - 1-to-8 Minimum Skew Clock Driver

General Description

On the multiplexed clock device the SEL pin is used to determine which CLKn input will have an active effect on the outputs of the circuit When SEL e 1 the CLK1 input is selected and when SEL e 0 the CLK0 input is selected The non-selected CLKn input will not have any effect on the logical output le

Key Features

  • Y Y Y Y Y Y Y Y Y These CGS devices implement National’s FACTTM family Ideal for signal generation and clock distribution Guaranteed pin to pin and part to part skew Multiplexed clock input (’2526) Guaranteed 2 kV minimum ESD protection Symmetric output current drive of 24 mA for IOL IOH ’CT has TTL-compatible inputs These products are identical to 74AC ACT2525 and 2526 Available as Mil Aero versions 54AC ACT2525 54AC ACT2526 Logic Symbols ’2525 Connection Diagrams Pin Assignment for DIP and.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74C221 Dual Monostable Multivibrator Fairchild Semiconductor
74C00 Quad 2-Input NAND Gate Fairchild Semiconductor
74C02N MM74C02N Fairchild
74C08 Quad 2-Input AND Gate Fairchild
74C14 MM74C14 Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74C2525 1-to-8 Minimum Skew Clock Driver
74C165 Parallel-Load 8-Bit Shift Register
74C173 TRI-STATE Quad D Flip-Flop
74C910 MM74C910
74C912 MM74C912

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CGS74C2525  CGS74CT2525  CGS74C2526  CGS74CT2526 1-to-8 Minimum Skew Clock Driver September 1995 CGS74C2525  CGS74CT2525 CGS74C2526  CGS74CT2526 1-to-8 Minimum Skew Clock Driver The CGS ’C CT2525 is a minimum skew clock driver with one input driving eight outputs specifically designed for signal generation and clock distribution applications The ’2525 is designed to distribute a single clock to eight separate receivers with low skew across all outputs during both the tPLH and tPHL transitions The ’2526 is similar to the ’2525 but contains a multiplexed clock input to allow for systems with dual clock speeds or systems where a separate test clock has been implemented Features Y Y Y Y Y Y Y Y Y These CGS devices implement National’s FACTTM family Ideal for signal generation and clo