Datasheet4U Logo Datasheet4U.com

74LS194A - 4-Bit Bidirectional Universal Shift Register

General Description

This bidirectional shift register is designed to incorporate virtually all of the

Key Features

  • a system designer may want in a shift register they feature parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control inputs and a direct overriding clear line The register has four distinct modes of operation namely Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode cont.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74LS194A 4-Bit Bidirectional Universal Shift Register onsemi
74LS194A 4-Bit Bidirectional Universal Shift Registers Texas Instruments
74LS194A 4-BIT BIDIRECTIONAL UNIVERSAL SHIFT REGISTER Motorola
74LS194A 4-Bit Bidirectional Universal Shift Register Fairchild Semiconductor
74LS194 4-Bit Bidirectional Universal Shift Register Fairchild Semiconductor

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
74LS126A Quad TRI-STATE Buffer
74LS139 Decoders/Demultiplexers
74LS14 Hex Inverters
74LS153 Dual 4-Line to 1-Line Data Selectors/Multiplexers
74LS154 4-Line to 16-Line Decoders/Demultiplexers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
54LS194A DM74LS194A 4-Bit Bidirectional Universal Shift Register June 1989 54LS194A DM74LS194A 4-Bit Bidirectional Universal Shift Register General Description This bidirectional shift register is designed to incorporate virtually all of the features a system designer may want in a shift register they feature parallel inputs parallel outputs right-shift and left-shift serial inputs operating-mode-control inputs and a direct overriding clear line The register has four distinct modes of operation namely Parallel (broadside) load Shift right (in the direction QA toward QD) Shift left (in the direction QD toward QA) Inhibit clock (do nothing) Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs S0 and S1 high The data is loaded i