Download ADC12DL066 Datasheet PDF
ADC12DL066 page 2
Page 2
ADC12DL066 page 3
Page 3

ADC12DL066 Description

The ADC12DL066 is a dual, low power monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital words at 66 Megasamples per second (Msps), minimum. This converter uses a differential, pipeline architecture with digital error correction and an onchip sample-and-hold circuit to minimize die size and power consumption while providing excellent dynamic performance and a 450...

ADC12DL066 Key Features

  • Choice of Binary or 2’s plement output format Single +3.3V Supply Operation Outputs 2.4V to 3.3V patible Pin patible wit
  • Resolution DNL SNR (fIN = 10 MHz) SFDR (fIN = 10 MHz) Data Latency Power Consumption
  • Operating
  • Power Down Mode 12 Bits ±0.5 LSB (typ) 66 dB (typ) 81 dB (typ) 6 Clock Cycles 686 mW (typ) 75 mW (typ)