ADC14C105 Description
This is Advance Information for products currently in development. ALL specifications are design targets and are subject to change. These converters use a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and the external ponent count, while providing excellent dynamic performance.