Datasheet4U Logo Datasheet4U.com

CD4503BC - Hex Non-Inverting TRI-STATE Buffer

General Description

The CD4503B is a hex non-inverting TRI-STATE buffer with high output current sink and source capability TRI-STATE outputs make it useful in bus-oriented applications Two separate disable inputs are provided Buffers 1 through 4 are controlled by the disable 4 input Buffers 5 and 6 are controlled by t

Key Features

  • Y Y Y Y Y Wide supply voltage range 3 0 VDC to 18 VDC TRI-STATE outputs Symmetrical turn on turn off delays Symmetrical output rise and fall times Pin-for-pin replacement for MM80C97 and MC14503 Schematic and Connection Diagrams Dual-In-Line Package TL F 5989.
  • 1 TL F 5989.
  • 2 Top View Order Number CD4503B Truth Table In 0 1 X X e Don’t Care Disable Input 0 0 1 Out 0 1 TRI-STATE TRI-STATE is a registered trademark of National Semiconductor Corporation C1995 National Semi.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
CD4503BC Hex Non-Inverting 3-STATE Buffer Fairchild Semiconductor
CD4503B CMOS HEX BUFFER ETCTI
CD4503B CMOS HEX BUFFER RCA
CD4503BMS CMOS Hex Buffer Intersil Corporation
CD4502B CMOS Strobed Hex Inverter/Buffer ETCTI

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
CD4503BM Hex Non-Inverting TRI-STATE Buffer
CD4510BC BCD-to-7 Segment Latch/Decoder/Driver
CD4510BM BCD-to-7 Segment Latch/Decoder/Driver
CD4511BC BCD-to-7 Segment Latch/Decoder/Driver
CD4511BM BCD-to-7 Segment Latch/Decoder/Driver

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4503BM CD4503BC Hex Non-Inverting TRI-STATE Buffer October 1993 CD4503BM CD4503BC Hex Non-Inverting TRI-STATE Buffer General Description The CD4503B is a hex non-inverting TRI-STATE buffer with high output current sink and source capability TRI-STATE outputs make it useful in bus-oriented applications Two separate disable inputs are provided Buffers 1 through 4 are controlled by the disable 4 input Buffers 5 and 6 are controlled by the disable 2 input A high level on either disable input will cause those gates on its control line to go into a high impedance state Features Y Y Y Y Y Wide supply voltage range 3 0 VDC to 18 VDC TRI-STATE outputs Symmetrical turn on turn off delays Symmetrical output rise and fall times Pin-for-pin replacement for MM80C97 and MC14503 Schematic and Conne