Datasheet4U Logo Datasheet4U.com

CGS54C2525 - 1-to-8 Minimum Skew Clock Driver

This page provides the datasheet information for the CGS54C2525, a member of the CGS74CT2526 1-to-8 Minimum Skew Clock Driver family.

Datasheet Summary

Description

On the multiplexed clock device the SEL pin is used to determine which CLKn input will have an active effect on the outputs of the circuit When SEL e 1 the CLK1 input is selected and when SEL e 0 the CLK0 input is selected The non-selected CLKn input will not have any effect on the logical output le

Features

  • Y These CGS devices implement National’s FACTTM family Y Ideal for signal generation and clock distribution Y Guaranteed pin to pin and part to part skew Y Multiplexed clock input (’2526) Y Guaranteed 2 kV minimum ESD protection Y Symmetric output current drive of 24 mA for IOL IOH Y ’CT has TTL-compatible inputs Y These products are identical to 74AC ACT2525 and 2526 Y Available as Mil Aero versions 54AC ACT2525 54AC ACT2526 Logic Symbols ’2525 Connection Diagrams Pin Assignment for DIP and S.

📥 Download Datasheet

Datasheet preview – CGS54C2525

Datasheet Details

Part number CGS54C2525
Manufacturer National Semiconductor
File Size 170.20 KB
Description 1-to-8 Minimum Skew Clock Driver
Datasheet download datasheet CGS54C2525 Datasheet
Additional preview pages of the CGS54C2525 datasheet.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
CGS74C2525  CGS74CT2525  CGS74C2526  CGS74CT2526 1-to-8 Minimum Skew Clock Driver September 1995 CGS74C2525  CGS74CT2525 CGS74C2526  CGS74CT2526 1-to-8 Minimum Skew Clock Driver The CGS ’C CT2525 is a minimum skew clock driver with one input driving eight outputs specifically designed for signal generation and clock distribution applications The ’2525 is designed to distribute a single clock to eight separate receivers with low skew across all outputs during both the tPLH and tPHL transitions The ’2526 is similar to the ’2525 but contains a multiplexed clock input to allow for systems with dual clock speeds or systems where a separate test clock has been implemented Features Y These CGS devices implement National’s FACTTM family Y Ideal for signal generation and clock distribution
Published: |