These minimum skew clock drivers are designed for Clock Generation and Support (CGS) applications operating at high frequencies This device guarantees minimum output skew across the outputs of a given device The ’2527 is a minimum skew clock driver with one input driving eight outputs specifically d
Key Features
Y Guaranteed and tested 300 ps Pin-to-pin skew (tOSHL and tOSLH)
Y High performance version of existing CGS74CT2525 Y Implemented on National’s FACTTM family process Y 1 input to 8 outputs low skew clock distribution Y Symmetric output current drive 24 mA IOH IOL Y Industrial temperature of b40 C to a85 C Y 28 pin PLCC for optimum skew performance Y Guaranteed 2K volts ESD protection
Logic Symbols
Connection Diagram
Pin Assignment for PLCC
TL F 10981.
Full PDF Text Transcription for CGS74CT2527 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
CGS74CT2527. For precise diagrams, and layout, please refer to the original PDF.
CGS74CT2527 1-to-8 Minimum Skew (300 ps) Clock Driver September 1995 CGS74CT2527 1-to-8 Minimum Skew (300 ps) Clock Driver General Description These minimum skew clock dr...
View more extracted text
(300 ps) Clock Driver General Description These minimum skew clock drivers are designed for Clock Generation and Support (CGS) applications operating at high frequencies This device guarantees minimum output skew across the outputs of a given device The ’2527 is a minimum skew clock driver with one input driving eight outputs specifically designed for clock distribution applications Features Y Guaranteed and tested 300 ps Pin-to-pin skew (tOSHL and tOSLH) Y High performance version of existing CGS74CT2525 Y Implemented on National’s FACTTM family process Y 1 input to 8 outputs low skew clock distribution Y Symmetric outpu
More Datasheets from National Semiconductor (now Texas Instruments)