CLC5902 Datasheet | National Semiconductor

May 1999 CLC5902 Dual Digital Tuner/AGC CLC5902 Dual Digital Tuner/AGC 0 0 General Overview The CLC5902 Dual Digital Tuner/AGC IC is a two channel digital downconverter (DDC) with integrated automatic gain control (AGC). The CLC5902 is a key ponent in the Diversity Receiver Chipset (DRCS) which includes one CLC5902 Dual Digital Tuner/AGC, two CLC5956 12-bit analog-to-digital converters (ADCs), and two CLC5526 digitally controlled variable gain amplifiers (DVGAs). A block diagram for a Diversity Receiver Chipset based narrowband munications system is shown in Figure 1. This system allows direct IF sampling of signals up to 300MHz for enhanced receiver performance and reduced system costs. The CLC5902 offers high dynamic range digital tuning and filtering based on hard-wired digital signal processing (DSP) technology. Each channel has independent tuning, phase offset, and gain settings. Channel filtering is performed by a series of three filters. The first is a 4-stage Cascaded Integrator b (CIC) filter with a programmable decimation ratio from 8 to 2048. Next there are two symmetric FIR filters, a 21-tap and a 63-tap, both with programmable coefficients. The first FIR filter decimates the data by 2, the second FIR decimates by either 2 or 4. Channel filter bandwidth at 52MSPS ranges from ±650k Hz down to ±1.3k Hz. The CLC5902’s AGC controller monitors the ADC output and controls the ADC input signal level by adjusting the DVGA setting. AGC threshold, deadband+hysteresis, and the loop time constant are user defined. Total dynamic range of greater than 120d B fullscale signal to noise can be achieved with the Diversity Receiver Chipset. Features n 52MSPS Operation n Two Independent Channels with n n n n n n n n n n n n 14-bit inputs Greater than 100 d B image rejection Greater than 100 d B spurious free dynamic range 0.02 Hz tuning resolution User Programmable AGC Channel Filters include a Fourth Order CIC followed by 21-tap and 63-tap Symmetric FIRs FIR...