DM54173 Datasheet | National Semiconductor

Description These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance loads The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up ponents Gated enable inputs are provided for controlling the entry of data into the flip-flops When both data-enable inputs are low data at the D inputs are loaded into their respective flipflops on the next positive transition of the buffered clock input Gate output control inputs are also provided When both are low the normal logic states of the four outputs are available for driving the loads or bus lines The outputs are disabled independently from the level of the clock by a high logic level at either output...