Datasheet4U Logo Datasheet4U.com

DM54173 - Quad D Registers

Description

These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance loads The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized syste

📥 Download Datasheet

Datasheet preview – DM54173

📁 Similar Datasheet

  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
  • DM5489B - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54H71 - Series 54H / 74H (National)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM5417 - Hex Buffers with High Voltage Open-Collector Outputs
  • DM54174 - Hex/Quad D Flip-Flops
  • DM54175 - Hex/Quad D Flip-Flops
  • DM5410 - Triple 3-Input NAND Gates
  • DM54121 - One-Shot with Clear and Complementary Outputs
  • DM54122 - Retriggerable Resettable Multivibrator
  • DM54123 - Dual Retriggerable One-Shot with Clear and Complementary Outputs
  • DM54125 - Quad TRI-STATE Buffers

Full PDF Text Transcription

Click to expand full text
54173 DM54173 DM74173 TRI-STATE Quad D Registers June 1989 54173 DM54173 DM74173 TRI-STATE Quad D Registers General Description These four-bit registers contain D-type flip-flops with totempole TRI-STATE outputs capable of driving highly capacitive or low-impedance loads The high-impedance state and increased high-logic-level drive provide these flip-flops with the capability of driving the bus lines in a bus-organized system without need for interface or pull-up components Gated enable inputs are provided for controlling the entry of data into the flip-flops When both data-enable inputs are low data at the D inputs are loaded into their respective flipflops on the next positive transition of the buffered clock input Gate output control inputs are also provided When both are low the nor
Published: |