Datasheet4U Logo Datasheet4U.com

DM54174 - Hex/Quad D Flip-Flops

Description

These positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) version

Features

  • complementary outputs from each flip-flop Information at the D inputs meeting the setup and hold time requirements is transferred to the Q outputs on the positivegoing edge of the clock pulse Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse When the clock input is at either the high or low level the D input signal has no effect at the output Features Y 174 contains six flip-flops with single-rail outputs Y 175 c.

📥 Download Datasheet

Datasheet preview – DM54174

📁 Similar Datasheet

  • DM54141 - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM54155 - Dual 2-Line to 4-Line Decoders/Demultiplexers (ETC)
  • DM5441A - BCD / DECIMAL DECODERS / DRIVERS (MSI)
  • DM5446A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5447A - BCD/7-Segment Decoder/Driver (MSI)
  • DM5448 - BCD/7-Segment Decoder/Driver (MSI)
  • DM5489B - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54H71 - Series 54H / 74H (National)
  • DM54L89A - 64-BIT READ/WRITE MEMORIES (ETC)
  • DM54LS47 - BCD/7-Segment Decoder/Driver (MSI)
Other Datasheets by National Semiconductor
  • DM5417 - Hex Buffers with High Voltage Open-Collector Outputs
  • DM54173 - Quad D Registers
  • DM54175 - Hex/Quad D Flip-Flops
  • DM5410 - Triple 3-Input NAND Gates
  • DM54121 - One-Shot with Clear and Complementary Outputs
  • DM54122 - Retriggerable Resettable Multivibrator
  • DM54123 - Dual Retriggerable One-Shot with Clear and Complementary Outputs
  • DM54125 - Quad TRI-STATE Buffers

Full PDF Text Transcription

Click to expand full text
54174 DM54174 DM74174 54175 DM54175 DM74175 Hex Quad D Flip-Flops with Clear June 1989 54174 DM54174 DM74174 54175 DM54175 DM74175 Hex Quad D Flip-Flops with Clear General Description These positive-edge triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic All have a direct clear input and the quad (175) version features complementary outputs from each flip-flop Information at the D inputs meeting the setup and hold time requirements is transferred to the Q outputs on the positivegoing edge of the clock pulse Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse When the clock input is at either the high or low level the D input signal has no effect at the output Features Y 174 cont
Published: |