DM54LS154 - 4-Line to 16-Line Decoders/Demultiplexers
Description
Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs G1 and G2 are low The demultiplexing function is performed by using the 4 input lines to address the output line passing data
Features
Y Y
Y Y Y
Y
Decodes 4 binary-coded inputs into one of 16 mutually exclusive outputs Performs the demultiplexing function by distributing data from one input line to any one of 16 outputs Input clamping diodes simplify system design High fan-out low-impedance totem-pole outputs Typical propagation delay 3 levels of logic 23 ns Strobe 19 ns Typical power dissipation 45 mW
Connection and Logic Diagrams
Dual-In-Line Package
TL F 6394.
1
Order Number DM54LS154J DM74LS154WM or DM74LS154N.
DM54LS109A- Dual Positive-Edge-Triggered J-K Flip-Flops with Preset/ Clear/ and Complementary Outputs
Full PDF Text Transcription
Click to expand full text
DM54LS154 DM74LS154 4-Line to 16-Line Decoders Demultiplexers
May 1989
DM54LS154 DM74LS154 4-Line to 16-Line Decoders Demultiplexers
General Description
Each of these 4-line-to-16-line decoders utilizes TTL circuitry to decode four binary-coded inputs into one of sixteen mutually exclusive outputs when both the strobe inputs G1 and G2 are low The demultiplexing function is performed by using the 4 input lines to address the output line passing data from one of the strobe inputs with the other strobe input low When either strobe input is high all outputs are high These demultiplexers are ideally suited for implementing high-performance memory decoders All inputs are buffered and input clamping diodes are provided to minimize transmission-line effects and thereby simplify system design
Fe
DM54LS154 Datasheet
