Datasheet4U Logo Datasheet4U.com

DM74LS107A - Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops

Product Overview

📥 Download Datasheet

Datasheet preview – DM74LS107A

Datasheet Details

Part number DM74LS107A
Manufacturer National Semiconductor
File Size 119.70 KB
Description Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops
Datasheet download datasheet DM74LS107A Datasheet
Additional preview pages of the DM74LS107A datasheet.

Product details

Description

This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs The J and K data is processed by the flip-flops on the falling edge of the clock pulse The clock triggering occurs at a voltage level and is not directly related to the transition time of the negat
📁 Similar Datasheet
  • DM74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)
  • DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)
  • DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)
  • DM74LS123 - Dual Retriggerable One-Shot (Fairchild Semiconductor)
  • DM74LS125A - Quad 3-STATE Buffer (Fairchild Semiconductor)
  • DM74LS126A - Quad 3-STATE Buffer (Fairchild Semiconductor)
  • DM74LS132 - Quad 2-Input NAND Gate (Fairchild Semiconductor)
Other Datasheets by National Semiconductor
Published: |