DM74LS197 Datasheet PDF (Presettable Binary Counters) | Download National Semiconductor DM74LS197

DM74LS197 - Presettable Binary Counters

Description

The ’LS197 ripple counter contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter State changes are initiated by the falling edge of the clock The ’LS197 has a Master Reset (MR) input which overrides all other inputs and asynchronously forces all

Features

Y Y Y High counting rates Typically 70 MHz Asynchronous preset Asynchronous master reset Connection Diagram Dual-In-Line Package TL F 10180.
1 Order Number DM74LS197M or DM74LS197N See NS Package Number M14A or N14A Mode Select Table Pin Names CP0 CP1 MR P0.
P3 PL Q0 Q1.
Q3.

Datasheet Details

Part number	DM74LS197
Manufacturer	National Semiconductor
File Size	117.40 KB
Description	Presettable Binary Counters
Datasheet	DM74LS197 Datasheet
Additional preview pages of the DM74LS197 datasheet.

📁 Similar Datasheet

DM74LS191 - Synchronous 4-Bit Up/Down Counter (Fairchild Semiconductor)

DM74LS193 - Synchronous 4-Bit Binary Counter (Fairchild Semiconductor)

DM74LS194A - 4-Bit Bidirectional Universal Shift Register (Fairchild Semiconductor)

DM74LS10 - Triple 3-Input NAND Gate (Fairchild Semiconductor)

DM74LS109A - Dual Positive-Edge-Triggered J-K Flip-Flop (Fairchild Semiconductor)

DM74LS11 - Triple 3-Input AND Gate (Fairchild Semiconductor)

DM74LS112A - Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop (Fairchild Semiconductor)

DM74LS123 - Dual Retriggerable One-Shot (Fairchild Semiconductor)

DM74LS125A - Quad 3-STATE Buffer (Fairchild Semiconductor)

DM74LS126A - Quad 3-STATE Buffer (Fairchild Semiconductor)

Full PDF Text Transcription

Click to expand full text

DM74LS197 Presettable Binary Counters February 1992 DM74LS197 Presettable Binary Counters General Description The ’LS197 ripple counter contains divide-by-two and divide-by-eight sections which can be combined to form a modulo-16 binary counter State changes are initiated by the falling edge of the clock The ’LS197 has a Master Reset (MR) input which overrides all other inputs and asynchronously forces all outputs LOW A Parallel Load input (PL) overrides clocked operations and asynchronously loads the data on the Parallel Data inputs (Pn) into the flipflops This preset feature makes the circuit usable as a programmable counter The circuit can also be used as a 4-bit latch loading data from the Parallel Data inputs when PL is LOW and storing the data when PL is HIGH For detail specificati

Published: Nov 17, 2005 |