DM74LS256 Datasheet PDF (Dual 4-Bit Addressable Latch) | Download National Semiconductor DM74LS256

DM74LS256 - Dual 4-Bit Addressable Latch

Datasheet Summary

Description

The ’LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input (E) and an active LOW Clear input (CL) Each latch has a Data input (D) and four outputs (Q0 Q3) When the Enable (E) is HIGH and the Clear input (CL) i

Features

Y Y Y Y Y Serial-to-parallel capability Output from each storage bit available Random (addressable) data entry Easily expandable Active low common clear Connection Diagram Dual-In-Line Package Logic Symbol TL F 9823.
1 Order Number 54LS256DMQB 54LS256FMQB or DM74LS256N See NS Package Number J16A N16E or W16A Pin Names A0 A1 Da Db E CL Q0a.
Q3a Q0b.
Q3b.

Datasheet Details

Part number	DM74LS256
Manufacturer	National Semiconductor
File Size	127.06 KB
Description	Dual 4-Bit Addressable Latch
Datasheet	DM74LS256 Datasheet
Additional preview pages of the DM74LS256 datasheet.

📁 Similar Datasheet

DM74LS251 - 3-STATE 1-of-8 Line Data Selector/Multiplexer (Fairchild Semiconductor)

DM74LS253 - 3-STATE Data Selector/Multiplexer (Fairchild Semiconductor)

DM74LS257B - 3-STATE Quad 2-Data Selectors/Multiplexers (Fairchild Semiconductor)

DM74LS259 - 8-Bit Addressable Latch (Fairchild Semiconductor)

DM74LS20 - Dual 4-Input NAND Gate (Fairchild Semiconductor)

DM74LS221 - Dual Non-Retriggerable One-Shot (Fairchild Semiconductor)

DM74LS240 - Octal 3-STATE Buffer/Line Driver/Line Receiver (Fairchild Semiconductor)

DM74LS241 - Octal 3-STATE Buffer/Line Driver/Line Receiver (Fairchild Semiconductor)

DM74LS243 - Quadruple Bus Transceiver (Fairchild Semiconductor)

DM74LS244 - Octal 3-STATE Buffer/Line Driver/Line Receiver (Fairchild Semiconductor)

Full PDF Text Transcription

Click to expand full text

54LS256 DM74LS256 Dual 4-Bit Addressable Latch June 1989 54LS256 DM74LS256 Dual 4-Bit Addressable Latch General Description The ’LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input (E) and an active LOW Clear input (CL) Each latch has a Data input (D) and four outputs (Q0 – Q3) When the Enable (E) is HIGH and the Clear input (CL) is LOW all outputs (Q0–Q3) are LOW Dual 4-channel demultiplexing occurs when the CL and E are both LOW When CL is HIGH and E is LOW the selected output (Q0 – Q3) determined by the Address inputs follows D When the E goes HIGH the contents of the latch are stored When operating in the addressable latch mode (E e LOW CL e HIGH) changing more than one bit of the Address (A0 A1) could

Published: Oct 9, 2005 |