Datasheet Details
| Part number | DM74LS256 |
|---|---|
| Manufacturer | National Semiconductor (now Texas Instruments) |
| File Size | 127.06 KB |
| Description | Dual 4-Bit Addressable Latch |
| Download | DM74LS256 Download (PDF) |
|
|
|
| Part number | DM74LS256 |
|---|---|
| Manufacturer | National Semiconductor (now Texas Instruments) |
| File Size | 127.06 KB |
| Description | Dual 4-Bit Addressable Latch |
| Download | DM74LS256 Download (PDF) |
|
|
|
The ’LS256 is a dual 4-bit addressable latch with common control inputs these include two Address inputs (A0 A1) an active LOW enable input (E) and an active LOW Clear input (CL) Each latch has a Data input (D) and four outputs (Q0 – Q3) When the Enable (E) is HIGH and the Clear input (CL) is LOW all outputs (Q0–Q3) are LOW Dual 4-channel demultiplexing occurs when the CL and E are both LOW When CL is HIGH and E is LOW the selected output (Q0 – Q3) determined by the Address inputs follows D When the E goes HIGH the contents of the latch are stored When operating in the addressable latch mode (E e LOW CL e HIGH) changing more than one bit of the Address (A0 A1) could impose a transient wrong address Therefore this should be done only while in the memory mode (E e CL e HIGH)
54LS256 DM74LS256 Dual 4-Bit Addressable Latch June 1989 54LS256 DM74LS256 Dual 4-Bit Addressable.
| Part Number | Description |
|---|---|
| DM74LS251 | TRI-STATE Data Selectors/Multiplexers |
| DM74LS253 | TRI-STATE Data Selectors/Multiplexers |
| DM74LS257 | TRI-STATE Quad 2-Data Selectors/Multiplexers |
| DM74LS257B | TRI-STATE Quad 2-Data Selectors/Multiplexers |
| DM74LS258 | TRI-STATE Quad 2-Data Selectors/Multiplexers |
| DM74LS258B | TRI-STATE Quad 2-Data Selectors/Multiplexers |
| DM74LS259 | 8-Bit Addressable Latches |
| DM74LS20 | Dual 4-Input NAND Gates |
| DM74LS21 | Dual 4-Input AND Gates |
| DM74LS22 | Dual 4-Input NAND Gates |