Datasheet4U Logo Datasheet4U.com

DP8406 - 32-Bit Parallel Error Detection and Correction Circuit

Description

The DP8406 device is a 32-bit parallel error detection and correction circuit (EDAC) in a 52-pin or 68-pin package The EDAC uses a modified Hamming code to generate a 7-bit check word from a 32-bit data word This check word is stored along with the data word during the memory write cycle During the

Features

  • Y Y Y Y Y Y Y Detects and corrects single-bit errors Detects and flags dual-bit errors Built-in diagnostic capability Fast write and read cycle processing times Byte-write capability Guaranteed 4000V minimum ESD protection Fully pin and function compatible with SN74ALS632A thru SN74ALS635 series TI’s Simplified Functional Block TL F 9579.
  • 9 Device DP8406 DP8406 Package 52-Pin 68-Pin Byte-Write yes yes Output TRI-STATE TRI-STATE FAST and TRI-STATE are registered trademarks of Na.

📥 Download Datasheet

Datasheet preview – DP8406

Datasheet Details

Part number DP8406
Manufacturer National Semiconductor
File Size 225.31 KB
Description 32-Bit Parallel Error Detection and Correction Circuit
Datasheet download datasheet DP8406 Datasheet
Additional preview pages of the DP8406 datasheet.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DP8406 (54F 74F632) 32-Bit Parallel Error Detection and Correction Circuit May 1991 DP8406 (54F 74F632) 32-Bit Parallel Error Detection and Correction Circuit General Description The DP8406 device is a 32-bit parallel error detection and correction circuit (EDAC) in a 52-pin or 68-pin package The EDAC uses a modified Hamming code to generate a 7-bit check word from a 32-bit data word This check word is stored along with the data word during the memory write cycle During the memory read cycle the 39-bit words from memory are processed by the EDAC to determine if errors have occurred in memory Single-bit errors in the 32-bit data word are flagged and corrected Single-bit errors in the 7-bit check word are flagged and the CPU sends the EDAC through the correction cycle even though the 32-bi
Published: |