Datasheet4U Logo Datasheet4U.com

DP84910 Datasheet Integrated Read Channel

Manufacturer: National Semiconductor (now Texas Instruments)

Overview: DP84910 (-36 -50) Integrated Read Channel October 1994 DP84910 (-36 -50) Integrated Read.

📥 Download Datasheet

General Description

The DP84910 integrates most functions of the hard disk read channel electronics onto a single 5V chip It incorporates a pulse servo detector a programmable integrated channel filter a data synchronizer a frequency synthesizer and a serial port interface The chip receives data from a read preamplifier filters and peak detects the read pulses for both data and embedded servo information and resynchronizes the data with the system clock The DP84910 is available in two versions DP84910VHG-36 and DP84910VHG-50 The DP84910VHG-36 is specified to operate over a data rate range of 7 5 Mbits sec to 36 Mbits sec The other version DP84910VHG-50 will operate over a data rate range of 13 7 Mbits sec to 50 Mbits sec This device is specifically designed to address zoned data rate applications A channel filter with control register selectable cutoff frequency and equalization is provided onchip This eliminates the need for multiple external channel filters and allows for greater flexibility in the selection of zone frequencies The frequency synthesizer provides center frequency information for the data synchronizer and a variable frequency write clock There is no need for any offchip frequency setting components or DACs A four-bank control register is included to control zoning operations and configure general chip functions At VCC power-up the chip self-configures by presetting all bits in the control register to predetermined operating setup conditions Independent power down control for all of the major blocks within the chip is provided via three bits in the control register (SYNC PWR DN STH PWR DN and PD PWR DN) to manage power consumption In addition two pins (SLEEP and IDLE SERVO) are available to control power management The sleep mode pin (SLEEP) powers down all circuitry on the chip including the control register In this mode the maximum power supply curren

Key Features

  • Y Y Y Y Y Y Y Y Y Y Y Operates at NRZ data rates up to 50 Mbits sec (equivalent 2 3 (1 7) code data rate) Operates with a single a 5V power supply Multiple power down modes available with dedicated SLEEP and IDLE SERVO power down pins Sleep mode included where ICC e 2 mA maximum Directly addresses zoned data recording requirements Integrated channel filter with selectable equalization and bandwidth eliminates multiple external filter elements Fully integrated frequency synthesizer on-chip.

More Datasheets from National Semiconductor (now Texas Instruments)

Part Number Description
DP8490 Enhanced Asynchronous SCSI Interface
DP84902 1.7 Encoder/Decoder Circuit
DP8402A Error Detection and Correction Circuits
DP8403 Error Detection and Correction Circuits
DP8404 Error Detection and Correction Circuits
DP8405 Error Detection and Correction Circuits
DP8406 32-Bit Parallel Error Detection and Correction Circuit
DP8417 (DP8417 - DP8419) 64k / 256k Dynamic RAM Controller/Drivers
DP8418 (DP8417 - DP8419) 64k / 256k Dynamic RAM Controller/Drivers
DP8419 (DP8417 - DP8419) 64k / 256k Dynamic RAM Controller/Drivers