Description
This family of TRI-STATE bus transceivers offers extreme versatility in bus organized data transmission systems The data bus may be unterminated or terminated DC or AC at one or both ends Drivers in the third (high impedance) state load the data bus with a negligible leakage current The receiver input current is low allowing at least 100 driver receiver pairs to utilize a single bus The bus loading is unchanged when VCC e 0V The receiver incorporates hysteresis to provide greater noise immunity All devices utilize a high current TRI-STATE output driver The DS7833 DS8833 and DS7835 DS8835 employ TRI-STATE outputs on the receiver also The DS7833 DS8833 are non-inverting quad transceivers with a mon inverter driver disable control and mon inverter receiver disable control The DS7835 DS8835 are inverting quad transceivers with a mon inverter driver disable control and a mon inverter receiver disable control.
