Datasheet4U Logo Datasheet4U.com

DS8922A - RS-422 Dual Differential Line Driver and Receiver Pairs

General Description

The DS8922/22A and DS8923A are Dual Differential Line Driver and Receiver pairs.

These devices are designed specifically for applications meeting the ST506, ST412 and ESDI Disk Drive Standards.

In addition, the devices meet the requirements of the EIA Standard RS-422.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS8924 Quad Tri-State Differential Line Driver National
DS89C21 DS89C21 Differential CMOS Line Driver and Receiver Pair (Rev. C) ETCTI
DS89C420 Ultra-High-Speed Microcontroller Dallas Semiconducotr
DS89C430 Ultra-High-Speed Flash Microcontrollers Maxim Integrated
DS89C440 Ultra-High-Speed Flash Microcontrollers Dallas Semiconducotr

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
DS8922 TRI-STATE RS-422 Dual Differential Line Driver and Receiver Pairs
DS8921 Differential Line Driver and Receiver Pair
DS8921A Differential Line Driver and Receiver Pair
DS8921AT Differential Line Driver and Receiver Pair
DS8923A RS-422 Dual Differential Line Driver and Receiver Pairs

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS8922/DS8922A/DS8923A TRI-STATE RS-422 Dual Differential Line Driver and Receiver Pairs June 1998 DS8922/DS8922A/DS8923A TRI-STATE® RS-422 Dual Differential Line Driver and Receiver Pairs General Description The DS8922/22A and DS8923A are Dual Differential Line Driver and Receiver pairs. These devices are designed specifically for applications meeting the ST506, ST412 and ESDI Disk Drive Standards. In addition, the devices meet the requirements of the EIA Standard RS-422. These devices offer an input sensitivity of 200 mV over a ±7V common mode operating range. Hysteresis is incorporated (typically 70 mV) to improve noise margin for slowly changing input waveforms. An input fail-safe circuit is provided such that if the receiver inputs are open the output assumes the logical one state.