DS90CF581 Datasheet PDF - National Semiconductor LVDS Transmitter 24-Bit Color Flat Panel Display Link Specs

DS90CF581 - LVDS Transmitter 24-Bit Color Flat Panel Display Link

Datasheet Summary

Description

The DS90CF581 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link.

Features

n n n n n n n n n Up to 140 Megabyte/sec Bandwidth Narrow bus reduces cable size and cost 290 mV swing LVDS devices for low EMI Low power CMOS design Power-down mode PLL requires no external components Low profile 56-lead TSSOP package Falling edge data strobe Compatible with TIA/EIA-644 LVDS standard Block Diagrams DS90CF581 DS012486-28 Order Number DS90CF581MTD See NS Package Number MTD56.

Datasheet Details

Part number	DS90CF581
Manufacturer	National Semiconductor
File Size	203.48 KB
Description	LVDS Transmitter 24-Bit Color Flat Panel Display Link
Datasheet	DS90CF581 Datasheet
Additional preview pages of the DS90CF581 datasheet.

📁 Similar Datasheet

DS90CF563 - LVDS (Texas Instruments)

DS90CF564 - LVDS (Texas Instruments)

DS90CF363B - +3.3V Programmable LVDS Transmitter (Texas Instruments)

DS90CF364 - +3.3V Programmable LVDS Transmitter (Texas Instruments)

DS90CF364A - +3.3V LVDS Receiver (Texas Instruments)

DS90CF366 - 3.3-V LVDS Receiver (Texas Instruments)

DS90CF383B - +3.3V Programmable LVDS Transmitter (Texas Instruments)

DS90CF384A - +3.3V LVDS Receiver (Texas Instruments)

DS90CF384AQ - +3.3V LVDS Receiver (Texas Instruments)

DS90CF386 - 3.3-V LVDS Receiver (Texas Instruments)

Full PDF Text Transcription

Click to expand full text

DS90CF581 LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link June 1998 DS90CF581 LVDS Transmitter 24-Bit Color Flat Panel Display (FPD) Link General Description The DS90CF581 transmitter converts 28 bits of CMOS/TTL data into four LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fifth LVDS link. Every cycle of the transmit clock 28 bits of input data are sampled and transmitted. At a transmit clock frequency of 40 MHz, 24 bits of RGB data and 4 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY, CNTL) are transmitted at a rate of 280 Mbps per LVDS data channel. Using a 40 MHz clock, the data throughput is 140 Megabytes per second.

Published: Mar 30, 2005 |