Datasheet4U Logo Datasheet4U.com

DS90CR485 - 133MHz 48-bit Channel Link Serializer

Description

The DS90CR485 serializes the 24 LVCMOS/LVTTL double edge inputs (48 bits data latched in per clock cycle) onto 8 Low Voltage Differential Signaling (LVDS) streams.

A phaselocked transmit clock is also in parallel with the data streams over a 9th LVDS link.

Features

  • n n n n n n n n n n n Up to 6.384 Gbps throughput 66MHz to 133MHz input clock support Reduces cable and connector size and cost Pre-emphasis reduces cable loading effects DC balance reduces ISI distortion 24 bit double edge inputs 3V Tolerant LVCMOS/LVTTL inputs Low power, 2.5V supply Flow-through pinout In 100-pin TQFP package Conforms with TIA/EIA-644-A LVDS standard. Generalized Block Diagram 20019502 © 2003 National Semiconductor Corporation DS200195 www. national. com DS90CR485 Absolut.

📥 Download Datasheet

Datasheet preview – DS90CR485

Datasheet Details

Part number DS90CR485
Manufacturer National Semiconductor
File Size 330.13 KB
Description 133MHz 48-bit Channel Link Serializer
Datasheet download datasheet DS90CR485 Datasheet
Additional preview pages of the DS90CR485 datasheet.

📁 Similar Datasheet

  • DS90CR485 - 48-Bit Channel Link Serializer (Texas Instruments)
  • DS90CR481 - 48-Bit LVDS (Texas Instruments)
  • DS90CR482 - 48-Bit LVDS (Texas Instruments)
  • DS90CR483 - 48-Bit LVDS (Texas Instruments)
  • DS90CR483A - 48-Bit LVDS (Texas Instruments)
  • DS90CR484 - 48-Bit LVDS (Texas Instruments)
  • DS90CR484A - 48-Bit LVDS (Texas Instruments)
  • DS90CR486 - 133MHz 48-Bit Channel Link Deserializer (Texas Instruments)
  • DS90CR215 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR216 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DS90CR485 133MHz 48-bit Channel Link Serializer (6.384 Gbps) September 2003 DS90CR485 133MHz 48-bit Channel Link Serializer (6.384 Gbps) General Description The DS90CR485 serializes the 24 LVCMOS/LVTTL double edge inputs (48 bits data latched in per clock cycle) onto 8 Low Voltage Differential Signaling (LVDS) streams. A phaselocked transmit clock is also in parallel with the data streams over a 9th LVDS link. The reduction of the wide TTL bus to a few LVDS lines reduces cable and connector size and cost. The double edge input strobes data on both the rising and falling edges of the clock. This minimizes the pin count required and simplifies PCB routing between the host chip and the serializer.
Published: |