Datasheet4U Logo Datasheet4U.com

DS90CR561 - LVDS 18-Bit Color Flat Panel Display Link

Description

The DS90CR561 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link.

📥 Download Datasheet

Datasheet preview – DS90CR561

Datasheet Details

Part number DS90CR561
Manufacturer National Semiconductor
File Size 338.27 KB
Description LVDS 18-Bit Color Flat Panel Display Link
Datasheet download datasheet DS90CR561 Datasheet
Additional preview pages of the DS90CR561 datasheet.

📁 Similar Datasheet

  • DS90CR561 - 18-Bit Color Flat Panel Display Link (Texas Instruments)
  • DS90CR562 - 18-Bit Color Flat Panel Display Link (Texas Instruments)
  • DS90CR583 - LVDS (Texas Instruments)
  • DS90CR584 - LVDS (Texas Instruments)
  • DS90CR215 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR216 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR216A - 3.3-V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)
  • DS90CR216A-Q1 - 3.3-V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)
  • DS90CR217 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
  • DS90CR218A - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)
Other Datasheets by National Semiconductor
  • DS90CR562 - LVDS 18-Bit Color Flat Panel Display Link
  • DS90CR563 - LVDS 18-Bit Color Flat Panel Display FPD Link
  • DS90CR564 - LVDS 18-Bit Color Flat Panel Display FPD Link
  • DS90CR581 - LVDS Transmitter 24-Bit Color Flat Panel Display Link
  • DS90CR583 - LVDS 24-Bit Color Flat Panel Display Link
  • DS90CR584 - LVDS 24-Bit Color Flat Panel Display Link
  • DS90CR211 - 21-Bit Channel Link
  • DS90CR212 - 21-Bit Channel Link

Full PDF Text Transcription

Click to expand full text
DS90CR561/DS90CR562 LVDS 18-Bit Color Flat Panel Display (FPD) Link DS90CR561/DS90CR562 OBSOLETE September 22, 2011 LVDS 18-Bit Color Flat Panel Display (FPD) Link General Description The DS90CR561 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CR562 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 40 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 280 Mbps per LVDS data channel.
Published: |