DS90CR563 Datasheet PDF (LVDS 18-Bit Color Flat Panel Display FPD Link) | Download National Semiconductor DS90CR563

DS90CR563 - LVDS 18-Bit Color Flat Panel Display FPD Link

Description

The DS90CR563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams.

A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link.

Features

n n n n n n n n n n n n n 20 to 65 MHz shift clk support Up to 171 Mbytes/s bandwidth Cable size is reduced to save cost 290 mV swing LVDS devices for low EMI Low power CMOS design ( < 550 mW typ) Power-down mode saves power ( < 0.25 mW) PLL requires no external components Low profile 48-lead TSSOP package Rising edge data strobe Compatible with TIA/EIA-644 LVDS standard Single pixel per clock XGA (1024 x 768) Supports VGA, SVGA, XGA and higher 1.3 Gbps throughput Block Diagrams DS90CR563 DS90C.

Datasheet Details

Part number	DS90CR563
Manufacturer	National Semiconductor
File Size	287.57 KB
Description	LVDS 18-Bit Color Flat Panel Display FPD Link
Datasheet	DS90CR563 Datasheet
Additional preview pages of the DS90CR563 datasheet.

📁 Similar Datasheet

DS90CR561 - 18-Bit Color Flat Panel Display Link (Texas Instruments)

DS90CR562 - 18-Bit Color Flat Panel Display Link (Texas Instruments)

DS90CR583 - LVDS (Texas Instruments)

DS90CR584 - LVDS (Texas Instruments)

DS90CR215 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)

DS90CR216 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)

DS90CR216A - 3.3-V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)

DS90CR216A-Q1 - 3.3-V Rising Edge Data Strobe LVDS Receiver (Texas Instruments)

DS90CR217 - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)

DS90CR218A - +3.3V Rising Edge Data Strobe LVDS (Texas Instruments)

Full PDF Text Transcription

Click to expand full text

DS90CR563/DS90CR564 LVDS 18-Bit Color Flat Panel Display (FPD) Link— 65 MHz July 1997 DS90CR563/DS90CR564 LVDS 18-Bit Color Flat Panel Display (FPD) Link— 65 MHz General Description The DS90CR563 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a fourth LVDS link. Every cycle of the transmit clock 21 bits of input data are sampled and transmitted. The DS90CR564 receiver converts the LVDS data streams back into 21 bits of CMOS/TTL data. At a transmit clock frequency of 65 MHz, 18 bits of RGB data and 3 bits of LCD timing and control data (FPLINE, FPFRAME, DRDY) are transmitted at a rate of 455 Mbps per LVDS data channel.

Published: Mar 30, 2005 |