Datasheet4U Logo Datasheet4U.com

DS90UR241Q - 5-43 MHz DC-Balanced 24-Bit FPD-Link Serializer/Deserializer

This page provides the datasheet information for the DS90UR241Q, a member of the DS90UR124Q 5-43 MHz DC-Balanced 24-Bit FPD-Link Serializer/Deserializer family.

Datasheet Summary

Description

The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information.

Features

  • pre-emphasis to boost signals over longer distances using lossy cables. Internal DC balanced encoding/decoding is used to support AC-Coupled interconnects. Using National Semiconductor’s proprietary random lock, the Serializer’s parallel data are randomized to the Deserializer without the need of REFCLK.
  • 24:1 interface compression.
  • Embedded clock with DC Balancing supports AC-coupled data transmission.
  • Capable to drive up to 10 meters shielded twisted-pair.

📥 Download Datasheet

Datasheet preview – DS90UR241Q

Datasheet Details

Part number DS90UR241Q
Manufacturer National Semiconductor
File Size 1.13 MB
Description 5-43 MHz DC-Balanced 24-Bit FPD-Link Serializer/Deserializer
Datasheet download datasheet DS90UR241Q Datasheet
Additional preview pages of the DS90UR241Q datasheet.
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
DS90UR241Q/DS90UR124Q 5-43 MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset www.DataSheet4U.com DS90UR241Q DS90UR124Q September 4, 2009 5-43 MHz DC-Balanced 24-Bit FPD-Link II Serializer and Deserializer Chipset General Description The DS90UR241/124 Chipset translates a 24-bit parallel bus into a fully transparent data/control FPD-Link II LVDS serial stream with embedded clock information. This chipset is ideally suited for driving graphical data to displays requiring 18bit color depth - RGB666 + HS, VS, DE + 3 additional general purpose data channels. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths.
Published: |