Datasheet4U Logo Datasheet4U.com

DS99R102 - (DS99R101 / DS99R102) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer

Download the DS99R102 datasheet PDF. This datasheet also covers the DS99R101 variant, as both devices belong to the same (ds99r101 / ds99r102) 3-40mhz dc-balanced 24-bit lvds serializer and deserializer family and are provided as variant models within a single manufacturer datasheet.

General Description

The DS99R101/DS99R102 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information.

Key Features

  • es.
  • 3 MHz.
  • 40 MHz clock embedded and DC-Balancing 24:1 and 1:24 data transmissions Transmitter and Receiver.
  • User selectable clock edge for parallel data on both coupling interface with no external coding required Individual power-down controls for both Transmitter and Receiver Embedded clock CDR (clock and data recovery) on Receiver and no external source of reference clock needed All codes RDL (random data lock) to support livepluggable.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (DS99R101_NationalSemiconductor.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription for DS99R102 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for DS99R102. For precise diagrams, and layout, please refer to the original PDF.

DS99R101/DS99R102 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer October 2007 www.DataSheet4U.com DS99R101/DS99R102 3-40MHz DC-Balanced 24-Bit LVDS Serialize...

View more extracted text
heet4U.com DS99R101/DS99R102 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer General Description The DS99R101/DS99R102 Chipset translates a 24-bit parallel bus into a fully transparent data/control LVDS serial stream with embedded clock information. This single serial stream simplifies transferring a 24-bit bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. It saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins. The DS99R101/DS99R102 incorporates LVDS signaling on the high-speed I/O.

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
Texas Instruments Logo DS99R102 3-40MHz DC-Balanced 24-Bit LVDS Serializer / Deserializer Texas Instruments

More Datasheets from National Semiconductor (now Texas Instruments)

Part Number Description
DS99R101 (DS99R101 / DS99R102) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R103 (DS99R103 / DS99R104) DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R104 (DS99R103 / DS99R104) DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R105 (DS99R105 / DS99R106) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R106 (DS99R105 / DS99R106) 3-40MHz DC-Balanced 24-Bit LVDS Serializer and Deserializer
DS99R124Q 5 - 43 MHz 18-bit Color FPD-Link II to FPD-Link Converter
DS90C031 LVDS Quad CMOS Differential Line Driver
DS90C031B LVDS Quad CMOS Differential Line Driver
DS90C032 LVDS Quad CMOS Differential Line Receiver
DS90C032B LVDS Quad CMOS Differential Line Receiver