Datasheet4U Logo Datasheet4U.com

MM54C374 - Octal D-Type Flip-Flop

This page provides the datasheet information for the MM54C374, a member of the MM54C373 Octal D-Type Flip-Flop family.

Datasheet Summary

Description

The MM54C373 MM74C373 MM54C374 MM74C374 are integrated complementary MOS (CMOS) 8-bit storage elements with TRI-STATE outputs These outputs have been specially designed to drive high capacitive loads such as one might find when driving a bus and to have a fan out of 1 when driving standard TTL When

📥 Download Datasheet

Datasheet preview – MM54C374

📁 Similar Datasheet

  • MM54C00 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C02 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C04 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C08 - Quad 2-Input AND Gate (National)
  • MM54C10 - Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate (National)
  • MM54C14 - Hex Schmitt Trigger (National)
  • MM54C154 - 4-Line to 16-Line Decoder/Demultiplexer (National)
  • MM54C157 - Quad 2-Input Multiplexers (National)
  • MM54C164 - 8-Bit Parallel-Out Serial Shift Register (National)
  • MM54C165 - Parallel-Load 8-Bit Shift Register (National)
Other Datasheets by National Semiconductor

Full PDF Text Transcription

Click to expand full text
MM54C373 MM74C373 TRI-STATE Octal D-Type Latch MM54C374 MM74C374 TRI-STATE Octal D-Type Flip-Flop March 1988 MM54C373 MM74C373 TRI-STATE Octal D-Type Latch MM54C374 MM74C374 TRI-STATE Octal D-Type Flip-Flop General Description The MM54C373 MM74C373 MM54C374 MM74C374 are integrated complementary MOS (CMOS) 8-bit storage elements with TRI-STATE outputs These outputs have been specially designed to drive high capacitive loads such as one might find when driving a bus and to have a fan out of 1 when driving standard TTL When a high logic level is applied to the OUTPUT DISABLE input all outputs go to a high impedance state regardless of what signals are present at the other inputs and the state of the storage elements The MM54C373 MM74C373 is an 8-bit latch When LATCH ENABLE is high the Q ou
Published: |