Datasheet4U Logo Datasheet4U.com

MM74C173 - TRI-STATE Quad D Flip-Flop

General Description

The MM54C173 MM74C173 TRI-STATE quad D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors The four D-type flip-flops operate synchronously from a common clock The TRI-STATE output allows the device to be used in bus-organiz

Key Features

  • Y Y Y Y Y Y Y Supply voltage range 3V to 15V Tenth power TTL compatible Drive 2 LPTTL loads High noise immunity 0 45 VCC (typ ) Low power Medium speed operation High impedance TRI-STATE Input disable without gating the clock.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74C174 Hex D-Type Flip-Flop Fairchild
MM74C174 Hex D Flip-Flop National
MM74C175 Quad D-Type Flip-Flop Fairchild
MM74C175 Quad D Flip-Flop National
MM74C10 Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate National

Other Datasheets by National Semiconductor (now Texas Instruments)

Part Number Description
MM74C150 16-Line to 1-Line Multiplexer
MM74C160 Decade Counter with Asynchronous Clear
MM74C161 (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
MM74C162 (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear
MM74C163 (MM74C160 - MM74C163) Decade Counter with Asynchronous Clear

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM54C173 MM74C173 TRI-STATE Quad D Flip-Flop February 1988 MM54C173 MM74C173 TRI-STATE Quad D Flip-Flop General Description The MM54C173 MM74C173 TRI-STATE quad D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors The four D-type flip-flops operate synchronously from a common clock The TRI-STATE output allows the device to be used in bus-organized systems The outputs are placed in the TRI-STATE mode when either of the two output disable pins are in the logic ‘‘1’’ level The input disable allows the flip-flops to remain in their present states without disrupting the clock If either of the two input disables are taken to a logic ‘‘1’’ level the Q outputs are fed back to the inputs and in this manner the flip-flops