Datasheet4U Logo Datasheet4U.com

MM74C174 - Hex D Flip-Flop

General Description

The MM54C174 MM74C174 hex D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors All have a direct clear input Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-go

Key Features

  • Y Y Y Y Wide supply voltage range Guaranteed noise margin High noise immunity Low power TTL compatibility 3 0V to 15V 1 0V 0 45 VCC (typ ) Fan out of 2 driving 74L Logic and Connection Diagrams TL F 5899.
  • 2 TL F 5899.
  • 1 TL F 5899.
  • 3 Dual-In-Line Package Truth Table Inputs Clear L H H H Clock X D X H L X Output Q L H L Q u u L TL F 5899.
  • 4 Top View Order Number MM54C174 or MM74C174 C1995 National Semiconductor Corporation TL F 5899 RRD-B30M105 Pri.

📥 Download Datasheet

Datasheet Details

Part number MM74C174
Manufacturer National
File Size 112.84 KB
Description Hex D Flip-Flop
Datasheet download datasheet MM74C174 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MM74C174 Hex D-Type Flip-Flop Fairchild
MM74C173 TRI-STATE Quad D Flip-Flop National Semiconductor
MM74C175 Quad D-Type Flip-Flop Fairchild
MM74C14 Hex Schmitt Trigger Fairchild
MM74C150 16-Line to 1-Line Multiplexer Fairchild

Other Datasheets by National

Part Number Description
MM74C175 Quad D Flip-Flop
MM74C10 Quad 2-Input NAND Gate / Quad 2-Input NOR Gate / Hex Inverter / Triple 3-Input NAND Gate / Dual 4-Input NAND Gate
MM74C14 Hex Schmitt Trigger
MM74C151 8 Channel Digital Multiplexer
MM74C154 4-Line to 16-Line Decoder/Demultiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MM54C174 MM74C174 Hex D Flip-Flop February 1988 MM54C174 MM74C174 Hex D Flip-Flop General Description The MM54C174 MM74C174 hex D flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement transistors All have a direct clear input Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse Clear is independent of clock and accomplished by a low level at the clear input All inputs are protected by diodes to VCC and GND Features Y Y Y Y Wide supply voltage range Guaranteed noise margin High noise immunity Low power TTL compatibility 3 0V to 15V 1 0V 0 45 VCC (typ ) Fan out of 2 driving 74L Logic and Connection Diagrams TL F 5899 – 2 TL F 5899 – 1