PC16552D Datasheet PDF - National Semiconductor Dual Universal Asynchronous Receiver/Transmitter with FIFOs Specs

PC16552D - Dual Universal Asynchronous Receiver/Transmitter with FIFOs

Datasheet Summary

Description

The PC16552D is a dual version of the PC16550D Universal Asynchronous Receiver Transmitter (UART) The two serial channels are completely independent except for a common CPU interface and crystal input On power-up both channels are functionally identical to the 16450 Each channel can operate with on-

Features

Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Y Dual independent UARTs Capable of running all existing 16450 and PC16550D software After reset all registers are identical to the 16450 register set Read and write cycle times of 84 ns In the FIFO mode transmitter and receiver are each buffered with 16-byte FIFOs to reduce the number of interrupts presented to the CPU Holding and shift registers in the 16450 Mode eliminate the need for precise synchronization between the CPU and serial data Adds or de.

Datasheet Details

Part number	PC16552D
Manufacturer	National Semiconductor
File Size	291.59 KB
Description	Dual Universal Asynchronous Receiver/Transmitter with FIFOs
Datasheet	PC16552D Datasheet
Additional preview pages of the PC16552D datasheet.

📁 Similar Datasheet

PC16550D - Universal Asynchronous Receiver/Transmitter (Texas Instruments)

PC1601-A - Display Module (POWERTIP)

pc1601-E - Display Module (POWERTIP)

PC1601-F - LCD (Powertip Technology)

PC1601-G - LCD (Powertip Technology)

PC1601-H - Display Module (POWERTIP)

pc1601-k - Display Module (POWERTIP)

PC1601-L - Display Module (POWERTIP)

PC1601AR-AEA-A-SD - LCD Module (POWERTIP)

PC1601ARS-ESO-A-SO - LCD Module (POWERTIP)

Full PDF Text Transcription

Click to expand full text

PC16552D Dual Universal Asynchronous Receiver Transmitter with FIFOs June 1995 PC16552D Dual Universal Asynchronous Receiver Transmitter with FIFOs General Description The PC16552D is a dual version of the PC16550D Universal Asynchronous Receiver Transmitter (UART) The two serial channels are completely independent except for a common CPU interface and crystal input On power-up both channels are functionally identical to the 16450 Each channel can operate with on-chip transmitter and receiver FIFOs (FIFO mode) to relieve the CPU of excessive software overhead In FIFO mode each channel is capable of buffering 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) of data in both the transmitter and receiver All the FIFO control logic is on-chip to minimize system overhead and maxi

Published: Mar 22, 2005 |