DM74LS90 - Decade and Binary Counters

National

General Description

Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the DM74LS90.

Key Features

s Typical power dissipation 45 mW s Count frequency 42 MHz Ordering Code: Order Number DM74LS90M DM74LS90N Package Number M14A N14A Package.

📥 Download Datasheet

DM74LS90 decade and binary counters by National - Datasheet Preview

Datasheet Details

Part number	DM74LS90
Manufacturer	National
File Size	61.43 KB
Description	Decade and Binary Counters
Datasheet	DM74LS90 Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
DM74LS90	Decade and Binary Counters	Fairchild Semiconductor
DM74LS90M	Decade and Binary Counters	Fairchild Semiconductor
DM74LS90M	Decade and Binary Counters	National Semiconductor
DM74LS90N	Decade and Binary Counters	National Semiconductor
DM74LS90N	Decade and Binary Counters	Fairchild Semiconductor

Other Datasheets by National

Part Number	Description
DM74LS93	Decade and Binary Counters
DM74LS96	5 Bit Shift Registers
DM74LS962	Dual Rank 8-Bit TRI-STATE Shift Register
DM74LS347	BCD To 7 Segment Decoder / Driver
DM74ALS1011A	Triple 3 Input AND Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

DM74LS90 Decade and Binary Counters August 1986 Revised March 2000 DM74LS90 Decade and Binary Counters General Description Each of these monolithic counters contains four masterslave flip-flops and additional gating to provide a divide-bytwo counter and a three-stage binary counter for which the count cycle length is divide-by-five for the DM74LS90. All of these counters have a gated zero reset and the DM74LS90 also has gated set-to-nine inputs for use in BCD nine’s complement applications. To use their maximum count length (decade or four bit binary), the B input is connected to the QA output. The input count pulses are applied to input A and the outputs are as described in the appropriate truth table.