ADC16DV160 Datasheet | National Semiconductor

Description The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external ponent count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16DV160 can be recalibrated at any time through the 3-wire Serial Peripheral Interface (SPI). An integrated low noise and stable voltage reference and differential reference buffer amplifier eases board level design. The on-chip duty cycle stabilizer with low additive jitter allows a wide range of input clock duty cycles without promising dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The interface between the ADC16DV160 and a receiver block can be easily verified and optimized via fixed pattern generation and output clock position features . The digital data is provided via dual data rate LVDS outputs - making possible the 68-pin, 10 mm x 10 mm LLP package. The ADC16DV160 operates on dual power supplies of +1.8V and +3.0V with a power-down feature to reduce power consumption to very low levels while allowing fast recovery to full operation. - - - - - - - On-chip low jitter duty-cycle stabilizer Power-down and sleep modes Output fixed pattern generation Output clock position adjustment 3-wire SPI Offset binary or 2's plement data format 68-pin LLP package (10x10x0.8, 0.5mm pin-pitch) Key Specifications - Resolution - Conversion Rate - SNR - - - (@FIN = 30 MHz) (@FIN = 197 MHz) SFDR (@FIN = 30 MHz) (@FIN = 197 MHz) Full Power Bandwidth Power Consumption -Core per channel -LVDS Driver -Total Operating Temperature Range 16 Bits 160 MSPS    78.5 d BFS (typ)...