Datasheet4U Logo Datasheet4U.com

74HC74A - Dual D Flip-Flop

Download the 74HC74A datasheet PDF. This datasheet also covers the 74HC74AN variant, as both devices belong to the same dual d flip-flop family and are provided as variant models within a single manufacturer datasheet.

Key Features

  • Output Drive Capability: 10 LSTTL Loads.
  • Outputs Directly Interface to CMOS, NMOS, and TTL.
  • Operating Voltage Range: 2.0 to 6.0 V.
  • Low Input Current: 1.0 mA.
  • High Noise Immunity Characteristic of CMOS Devices.
  • In Compliance with the JEDEC Standard No. 7.0 A Requirements.
  • Chip Complexity: 128 FETs or 32 Equivalent Gates.
  • NLV Prefix for Automotive and Other.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (74HC74AN_ONSemiconductor.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number 74HC74A
Manufacturer onsemi
File Size 248.00 KB
Description Dual D Flip-Flop
Datasheet download datasheet 74HC74A Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
74HC74A Dual D-Type Flip-Flop Fairchild Semiconductor
74HC74AF Dual D-Type Flip-Flop Toshiba
74HC74AP Dual D-Type Flip-Flop Toshiba Semiconductor
74HC74 Dual D-type flip-flop nexperia
74HC74 Dual D-Type Positive-Edge-Triggered Flip-Flops Texas Instruments

Other Datasheets by onsemi

Part Number Description
74HC74 Dual D Flip-Flop
74HC08 Quad 2-Input AND Gate
74HC14 Hex Schmitt-Trigger Inverter
74HC14A Hex Schmitt-Trigger Inverter
74HC153A Dual 4-Input Data Selector/Multiplexer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MC74HC74A Dual D Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs. This device consists of two D flip−flops with individual Set, Reset, and Clock inputs. Information at a D−input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and Q outputs are available from each flip−flop. The Set and Reset inputs are asynchronous. Features • Output Drive Capability: 10 LSTTL Loads • Outputs Directly Interface to CMOS, NMOS, and TTL • Operating Voltage Range: 2.0 to 6.0 V • Low Input Current: 1.