Datasheet4U Logo Datasheet4U.com

FDC6304P - Dual P-Channel MOSFET

General Description

These P-Channel enhancement mode field effect transistor are produced using ON Semiconductor's proprietary, high cell density, DMOS technology.

This very high density process is tailored to minimize on-state resistance at low gate drive conditions.

Key Features

  • -25 V, -0.46 A continuous, -1.0 A Peak. RDS(ON) = 1.5 Ω @ VGS= -2.7 V RDS(ON) = 1.1 Ω @ VGS = -4.5 V. Very low level gate drive requirements allowing direct operation in 3V circuits. VGS(th) < 1.5 V. Gate-Source Zener for ESD ruggedness. >6kV Human Body Model. SOT-23 SuperSOTTM-6 Mark: .304 SuperSOTTM-8 SO-8 SOT-223 SOIC-16 4 3 5 2 6 1 Absolute Maximum Ratings TA = 25oC unless other wise noted Symbol Parameter VDSS Drain-Source Voltage VGSS Gate-Source Voltage ID Drain Current.

📥 Download Datasheet

Datasheet Details

Part number FDC6304P
Manufacturer onsemi
File Size 226.40 KB
Description Dual P-Channel MOSFET
Datasheet download datasheet FDC6304P Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
FDC6304P Digital FET/ Dual P-Channel Fairchild Semiconductor
FDC6301N Dual N-Channel / Digital FET Fairchild Semiconductor
FDC6302P Digital FET/ Dual P-Channel Fairchild Semiconductor
FDC6303N Dual N-Channel Digital FET Fairchild Semiconductor
FDC6303N Dual N-Channel Digital FET onsemi

Other Datasheets by onsemi

Part Number Description
FDC6301N Dual N-Channel Digital FET
FDC6302P Dual P-Channel MOSFET
FDC6305N Dual N-Channel MOSFET
FDC6310P Dual P-Channel MOSFET
FDC6320C Dual N & P Channel Digital FET

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FDC6304P Digital FET, Dual P-Channel General Description These P-Channel enhancement mode field effect transistor are produced using ON Semiconductor's proprietary, high cell density, DMOS technology. This very high density process is tailored to minimize on-state resistance at low gate drive conditions. This device is designed especially for application in battery power applications such as notebook computers and cellular phones. This device has excellent on-state resistance even at gate drive voltages as low as 2.5 volts. Features -25 V, -0.46 A continuous, -1.0 A Peak. RDS(ON) = 1.5 Ω @ VGS= -2.7 V RDS(ON) = 1.1 Ω @ VGS = -4.5 V. Very low level gate drive requirements allowing direct operation in 3V circuits. VGS(th) < 1.5 V. Gate-Source Zener for ESD ruggedness. >6kV Human Body Model.